mirror of
https://github.com/DCC-EX/CommandStation-EX.git
synced 2024-11-25 00:56:13 +01:00
Compare commits
No commits in common. "dfe3e9d42c590c6a821406f049df34f3094d51a1" and "7a305e179ceae37f6eb8165e25ac25bfb693cdd7" have entirely different histories.
dfe3e9d42c
...
7a305e179c
|
@ -125,13 +125,8 @@ private:
|
||||||
// On platforms that scan, it is called from waveform ISR
|
// On platforms that scan, it is called from waveform ISR
|
||||||
// only on a regular basis.
|
// only on a regular basis.
|
||||||
static void scan();
|
static void scan();
|
||||||
#if defined (ARDUINO_ARCH_STM32)
|
|
||||||
// bit array of used pins (max 32)
|
|
||||||
static uint32_t usedpins;
|
|
||||||
#else
|
|
||||||
// bit array of used pins (max 16)
|
// bit array of used pins (max 16)
|
||||||
static uint16_t usedpins;
|
static uint16_t usedpins;
|
||||||
#endif
|
|
||||||
static uint8_t highestPin;
|
static uint8_t highestPin;
|
||||||
// cached analog values (malloc:ed to actual number of ADC channels)
|
// cached analog values (malloc:ed to actual number of ADC channels)
|
||||||
static int *analogvals;
|
static int *analogvals;
|
||||||
|
|
|
@ -52,7 +52,7 @@ HardwareSerial Serial6(PA12, PA11); // Rx=PA12, Tx=PA11 -- CN10 pins 12 and 14
|
||||||
HardwareSerial Serial3(PC11, PC10); // Rx=PC11, Tx=PC10 -- USART3 - F446RE
|
HardwareSerial Serial3(PC11, PC10); // Rx=PC11, Tx=PC10 -- USART3 - F446RE
|
||||||
HardwareSerial Serial5(PD2, PC12); // Rx=PC7, Tx=PC6 -- UART5 - F446RE
|
HardwareSerial Serial5(PD2, PC12); // Rx=PC7, Tx=PC6 -- UART5 - F446RE
|
||||||
// On the F446RE, Serial4 and Serial6 also use pins we can't readily map while using the Arduino pins
|
// On the F446RE, Serial4 and Serial6 also use pins we can't readily map while using the Arduino pins
|
||||||
#elif defined(ARDUINO_NUCLEO_F412ZG) || defined(ARDUINO_NUCLEO_F413ZH) || defined(ARDUINO_NUCLEO_F429ZI) || defined(ARDUINO_NUCLEO_F446ZE)
|
#elif defined(ARDUINO_NUCLEO_F413ZH) || defined(ARDUINO_NUCLEO_F429ZI) || defined(ARDUINO_NUCLEO_F446ZE)|| defined(ARDUINO_NUCLEO_F412ZG)
|
||||||
// Nucleo-144 boards don't have Serial1 defined by default
|
// Nucleo-144 boards don't have Serial1 defined by default
|
||||||
HardwareSerial Serial6(PG9, PG14); // Rx=PG9, Tx=PG14 -- USART6
|
HardwareSerial Serial6(PG9, PG14); // Rx=PG9, Tx=PG14 -- USART6
|
||||||
// Serial3 is defined to use USART3 by default, but is in fact used as the diag console
|
// Serial3 is defined to use USART3 by default, but is in fact used as the diag console
|
||||||
|
@ -235,18 +235,21 @@ void DCCTimer::reset() {
|
||||||
while(true) {};
|
while(true) {};
|
||||||
}
|
}
|
||||||
|
|
||||||
// Now we can handle more ADCs, maybe this works!
|
// TODO: may need to use uint32_t on STMF4xx variants with > 16 analog inputs!
|
||||||
#define NUM_ADC_INPUTS NUM_ANALOG_INPUTS
|
#if defined(ARDUINO_NUCLEO_F446RE) || defined(ARDUINO_NUCLEO_F429ZI) || defined(ARDUINO_NUCLEO_F446ZE)
|
||||||
|
#warning STM32 board selected not fully supported - only use ADC1 inputs 0-15 for current sensing!
|
||||||
|
#endif
|
||||||
|
// For now, define the max of 16 ports - some variants have more, but this not **yet** supported
|
||||||
|
#define NUM_ADC_INPUTS 16
|
||||||
|
// #define NUM_ADC_INPUTS NUM_ANALOG_INPUTS
|
||||||
|
|
||||||
uint32_t ADCee::usedpins = 0; // Max of 32 ADC input channels!
|
uint16_t ADCee::usedpins = 0;
|
||||||
uint8_t ADCee::highestPin = 0; // Highest pin to scan
|
uint8_t ADCee::highestPin = 0;
|
||||||
int * ADCee::analogvals = NULL; // Array of analog values last captured
|
int * ADCee::analogvals = NULL;
|
||||||
uint32_t * analogchans = NULL; // Array of channel numbers to be scanned
|
uint32_t * analogchans = NULL;
|
||||||
// bool adc1configured = false;
|
bool adc1configured = false;
|
||||||
ADC_TypeDef * * adcchans = NULL; // Array to capture which ADC is each input channel on
|
|
||||||
|
|
||||||
int16_t ADCee::ADCmax()
|
int16_t ADCee::ADCmax() {
|
||||||
{
|
|
||||||
return 4095;
|
return 4095;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
@ -258,33 +261,11 @@ int ADCee::init(uint8_t pin) {
|
||||||
return -1024; // some silly value as error
|
return -1024; // some silly value as error
|
||||||
|
|
||||||
uint32_t stmgpio = STM_PORT(stmpin); // converts to the GPIO port (16-bits per port group on STM32)
|
uint32_t stmgpio = STM_PORT(stmpin); // converts to the GPIO port (16-bits per port group on STM32)
|
||||||
uint32_t adcchan = STM_PIN_CHANNEL(pinmap_function(stmpin, PinMap_ADC)); // find ADC input channel
|
uint32_t adcchan = STM_PIN_CHANNEL(pinmap_function(stmpin, PinMap_ADC)); // find ADC channel (only valid for ADC1!)
|
||||||
ADC_TypeDef *adc = (ADC_TypeDef *)pinmap_find_peripheral(stmpin, PinMap_ADC); // find which ADC this pin is on ADC1/2/3 etc.
|
|
||||||
int adcnum = 1;
|
|
||||||
if (adc == ADC1)
|
|
||||||
DIAG(F("ADCee::init(): found pin %d on ADC1"), pin);
|
|
||||||
// Checking for ADC2 and ADC3 being defined helps cater for more variants later
|
|
||||||
#if defined(ADC2)
|
|
||||||
else if (adc == ADC2)
|
|
||||||
{
|
|
||||||
DIAG(F("ADCee::init(): found pin %d on ADC2"), pin);
|
|
||||||
adcnum = 2;
|
|
||||||
}
|
|
||||||
#endif
|
|
||||||
#if defined(ADC3)
|
|
||||||
else if (adc == ADC3)
|
|
||||||
{
|
|
||||||
DIAG(F("ADCee::init(): found pin %d on ADC3"), pin);
|
|
||||||
adcnum = 3;
|
|
||||||
}
|
|
||||||
#endif
|
|
||||||
else DIAG(F("ADCee::init(): found pin %d on unknown ADC!"), pin);
|
|
||||||
|
|
||||||
// Port config - find which port we're on and power it up
|
|
||||||
GPIO_TypeDef * gpioBase;
|
GPIO_TypeDef * gpioBase;
|
||||||
|
|
||||||
switch (stmgpio)
|
// Port config - find which port we're on and power it up
|
||||||
{
|
switch(stmgpio) {
|
||||||
case 0x00:
|
case 0x00:
|
||||||
RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; //Power up PORTA
|
RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; //Power up PORTA
|
||||||
gpioBase = GPIOA;
|
gpioBase = GPIOA;
|
||||||
|
@ -297,20 +278,6 @@ int ADCee::init(uint8_t pin) {
|
||||||
RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN; //Power up PORTC
|
RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN; //Power up PORTC
|
||||||
gpioBase = GPIOC;
|
gpioBase = GPIOC;
|
||||||
break;
|
break;
|
||||||
case 0x03:
|
|
||||||
RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN; //Power up PORTD
|
|
||||||
gpioBase = GPIOD;
|
|
||||||
break;
|
|
||||||
case 0x04:
|
|
||||||
RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN; //Power up PORTE
|
|
||||||
gpioBase = GPIOE;
|
|
||||||
break;
|
|
||||||
#if defined(GPIOF)
|
|
||||||
case 0x05:
|
|
||||||
RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN; //Power up PORTF
|
|
||||||
gpioBase = GPIOF;
|
|
||||||
break;
|
|
||||||
#endif
|
|
||||||
default:
|
default:
|
||||||
return -1023; // some silly value as error
|
return -1023; // some silly value as error
|
||||||
}
|
}
|
||||||
|
@ -326,33 +293,31 @@ int ADCee::init(uint8_t pin) {
|
||||||
if (adcchan > 18)
|
if (adcchan > 18)
|
||||||
return -1022; // silly value as error
|
return -1022; // silly value as error
|
||||||
if (adcchan < 10)
|
if (adcchan < 10)
|
||||||
adc->SMPR2 |= (0b111 << (adcchan * 3)); // Channel sampling rate 480 cycles
|
ADC1->SMPR2 |= (0b111 << (adcchan * 3)); // Channel sampling rate 480 cycles
|
||||||
else
|
else
|
||||||
adc->SMPR1 |= (0b111 << ((adcchan - 10) * 3)); // Channel sampling rate 480 cycles
|
ADC1->SMPR1 |= (0b111 << ((adcchan - 10) * 3)); // Channel sampling rate 480 cycles
|
||||||
|
|
||||||
// Read the inital ADC value for this analog input
|
// Read the inital ADC value for this analog input
|
||||||
adc->SQR3 = adcchan; // 1st conversion in regular sequence
|
ADC1->SQR3 = adcchan; // 1st conversion in regular sequence
|
||||||
adc->CR2 |= ADC_CR2_SWSTART; //(1 << 30); // Start 1st conversion SWSTART
|
ADC1->CR2 |= (1 << 30); // Start 1st conversion SWSTART
|
||||||
while(!(adc->SR & (1 << 1))); // Wait until conversion is complete
|
while(!(ADC1->SR & (1 << 1))); // Wait until conversion is complete
|
||||||
value = adc->DR; // Read value from register
|
value = ADC1->DR; // Read value from register
|
||||||
|
|
||||||
uint8_t id = pin - PNUM_ANALOG_BASE;
|
uint8_t id = pin - PNUM_ANALOG_BASE;
|
||||||
// if (id > 15) { // today we have not enough bits in the mask to support more
|
if (id > 15) { // today we have not enough bits in the mask to support more
|
||||||
// return -1021;
|
return -1021;
|
||||||
// }
|
}
|
||||||
|
|
||||||
if (analogvals == NULL) { // allocate analogvals, analogchans and adcchans if this is the first invocation of init
|
if (analogvals == NULL) { // allocate analogvals and analogchans if this is the first invocation of init.
|
||||||
analogvals = (int *)calloc(NUM_ADC_INPUTS+1, sizeof(int));
|
analogvals = (int *)calloc(NUM_ADC_INPUTS+1, sizeof(int));
|
||||||
analogchans = (uint32_t *)calloc(NUM_ADC_INPUTS+1, sizeof(uint32_t));
|
analogchans = (uint32_t *)calloc(NUM_ADC_INPUTS+1, sizeof(uint32_t));
|
||||||
adcchans = (ADC_TypeDef **)calloc(NUM_ADC_INPUTS+1, sizeof(ADC_TypeDef));
|
|
||||||
}
|
}
|
||||||
analogvals[id] = value; // Store sampled value
|
analogvals[id] = value; // Store sampled value
|
||||||
analogchans[id] = adcchan; // Keep track of which ADC channel is used for reading this pin
|
analogchans[id] = adcchan; // Keep track of which ADC channel is used for reading this pin
|
||||||
adcchans[id] = adc; // Keep track of which ADC this channel is on
|
|
||||||
usedpins |= (1 << id); // This pin is now ready
|
usedpins |= (1 << id); // This pin is now ready
|
||||||
if (id > highestPin) highestPin = id; // Store our highest pin in use
|
if (id > highestPin) highestPin = id; // Store our highest pin in use
|
||||||
|
|
||||||
DIAG(F("ADCee::init(): value=%d, ADC%d: channel=%d, id=%d"), value, adcnum, adcchan, id);
|
DIAG(F("ADCee::init(): value=%d, channel=%d, id=%d"), value, adcchan, id);
|
||||||
|
|
||||||
return value;
|
return value;
|
||||||
}
|
}
|
||||||
|
@ -379,16 +344,13 @@ void ADCee::scan() {
|
||||||
static uint8_t id = 0; // id and mask are the same thing but it is faster to
|
static uint8_t id = 0; // id and mask are the same thing but it is faster to
|
||||||
static uint16_t mask = 1; // increment and shift instead to calculate mask from id
|
static uint16_t mask = 1; // increment and shift instead to calculate mask from id
|
||||||
static bool waiting = false;
|
static bool waiting = false;
|
||||||
static ADC_TypeDef *adc;
|
|
||||||
|
|
||||||
adc = adcchans[id];
|
if (waiting) {
|
||||||
if (waiting)
|
|
||||||
{
|
|
||||||
// look if we have a result
|
// look if we have a result
|
||||||
if (!(adc->SR & (1 << 1)))
|
if (!(ADC1->SR & (1 << 1)))
|
||||||
return; // no result, continue to wait
|
return; // no result, continue to wait
|
||||||
// found value
|
// found value
|
||||||
analogvals[id] = adc->DR;
|
analogvals[id] = ADC1->DR;
|
||||||
// advance at least one track
|
// advance at least one track
|
||||||
#ifdef DEBUG_ADC
|
#ifdef DEBUG_ADC
|
||||||
if (id == 1) TrackManager::track[1]->setBrake(0);
|
if (id == 1) TrackManager::track[1]->setBrake(0);
|
||||||
|
@ -408,9 +370,8 @@ void ADCee::scan() {
|
||||||
while (true) {
|
while (true) {
|
||||||
if (mask & usedpins) {
|
if (mask & usedpins) {
|
||||||
// start new ADC aquire on id
|
// start new ADC aquire on id
|
||||||
adc = adcchans[id];
|
ADC1->SQR3 = analogchans[id]; //1st conversion in regular sequence
|
||||||
adc->SQR3 = analogchans[id]; // 1st conversion in regular sequence
|
ADC1->CR2 |= (1 << 30); //Start 1st conversion SWSTART
|
||||||
adc->CR2 |= (1 << 30); // Start 1st conversion SWSTART
|
|
||||||
#ifdef DEBUG_ADC
|
#ifdef DEBUG_ADC
|
||||||
if (id == 1) TrackManager::track[1]->setBrake(1);
|
if (id == 1) TrackManager::track[1]->setBrake(1);
|
||||||
#endif
|
#endif
|
||||||
|
@ -431,83 +392,19 @@ void ADCee::scan() {
|
||||||
void ADCee::begin() {
|
void ADCee::begin() {
|
||||||
noInterrupts();
|
noInterrupts();
|
||||||
//ADC1 config sequence
|
//ADC1 config sequence
|
||||||
RCC->APB2ENR |= RCC_APB2ENR_ADC1EN; // Enable ADC1 clock
|
// TODO: currently defaults to ADC1, may need more to handle other members of STM32F4xx family
|
||||||
|
RCC->APB2ENR |= (1 << 8); //Enable ADC1 clock (Bit8)
|
||||||
// Set ADC prescaler - DIV8 ~ 40ms, DIV6 ~ 30ms, DIV4 ~ 20ms, DIV2 ~ 11ms
|
// Set ADC prescaler - DIV8 ~ 40ms, DIV6 ~ 30ms, DIV4 ~ 20ms, DIV2 ~ 11ms
|
||||||
ADC->CCR = (0 << 16); // Set prescaler 0=DIV2, 1=DIV4, 2=DIV6, 3=DIV8
|
ADC->CCR = (0 << 16); // Set prescaler 0=DIV2, 1=DIV4, 2=DIV6, 3=DIV8
|
||||||
ADC1->CR1 &= ~(1 << 8); //SCAN mode disabled (Bit8)
|
ADC1->CR1 &= ~(1 << 8); //SCAN mode disabled (Bit8)
|
||||||
ADC1->CR1 &= ~(3 << 24); //12bit resolution (Bit24,25 0b00)
|
ADC1->CR1 &= ~(3 << 24); //12bit resolution (Bit24,25 0b00)
|
||||||
ADC1->SQR1 = (1 << 20); //Set number of conversions projected (L[3:0] 0b0001) -> 1 conversion
|
ADC1->SQR1 = (1 << 20); //Set number of conversions projected (L[3:0] 0b0001) -> 1 conversion
|
||||||
// Disable the DMA controller for ADC1
|
|
||||||
ADC1->CR2 &= ~ADC_CR2_DMA;
|
|
||||||
ADC1->CR2 &= ~(1 << 1); //Single conversion
|
ADC1->CR2 &= ~(1 << 1); //Single conversion
|
||||||
ADC1->CR2 &= ~(1 << 11); //Right alignment of data bits bit12....bit0
|
ADC1->CR2 &= ~(1 << 11); //Right alignment of data bits bit12....bit0
|
||||||
ADC1->SQR1 &= ~(0x3FFFFFFF); //Clear whole 1st 30bits in register
|
ADC1->SQR1 &= ~(0x3FFFFFFF); //Clear whole 1st 30bits in register
|
||||||
ADC1->SQR2 &= ~(0x3FFFFFFF); //Clear whole 1st 30bits in register
|
ADC1->SQR2 &= ~(0x3FFFFFFF); //Clear whole 1st 30bits in register
|
||||||
ADC1->SQR3 &= ~(0x3FFFFFFF); //Clear whole 1st 30bits in register
|
ADC1->SQR3 &= ~(0x3FFFFFFF); //Clear whole 1st 30bits in register
|
||||||
ADC1->CR2 |= (1 << 0); // Switch on ADC1
|
ADC1->CR2 |= (1 << 0); // Switch on ADC1
|
||||||
// Wait for ADC1 to become ready (calibration complete)
|
|
||||||
while (!(ADC1->CR2 & ADC_CR2_ADON)) {
|
|
||||||
}
|
|
||||||
#if defined(ADC2)
|
|
||||||
// Enable the ADC2 clock
|
|
||||||
RCC->APB2ENR |= RCC_APB2ENR_ADC2EN;
|
|
||||||
|
|
||||||
// Initialize ADC2
|
|
||||||
ADC2->CR1 = 0; // Disable all channels
|
|
||||||
ADC2->CR2 = 0; // Clear CR2 register
|
|
||||||
|
|
||||||
ADC2->CR1 &= ~(1 << 8); //SCAN mode disabled (Bit8)
|
|
||||||
ADC2->CR1 &= ~(3 << 24); //12bit resolution (Bit24,25 0b00)
|
|
||||||
ADC2->SQR1 = (1 << 20); //Set number of conversions projected (L[3:0] 0b0001) -> 1 conversion
|
|
||||||
ADC2->CR2 &= ~ADC_CR2_DMA; // Disable the DMA controller for ADC3
|
|
||||||
ADC2->CR2 &= ~(1 << 1); //Single conversion
|
|
||||||
ADC2->CR2 &= ~(1 << 11); //Right alignment of data bits bit12....bit0
|
|
||||||
ADC2->SQR1 &= ~(0x3FFFFFFF); //Clear whole 1st 30bits in register
|
|
||||||
ADC2->SQR2 &= ~(0x3FFFFFFF); //Clear whole 1st 30bits in register
|
|
||||||
ADC2->SQR3 &= ~(0x3FFFFFFF); //Clear whole 1st 30bits in register
|
|
||||||
|
|
||||||
// Enable the ADC
|
|
||||||
ADC2->CR2 |= ADC_CR2_ADON;
|
|
||||||
|
|
||||||
// Wait for ADC2 to become ready (calibration complete)
|
|
||||||
while (!(ADC2->CR2 & ADC_CR2_ADON)) {
|
|
||||||
}
|
|
||||||
|
|
||||||
// Perform ADC3 calibration (optional)
|
|
||||||
// ADC3->CR2 |= ADC_CR2_CAL;
|
|
||||||
// while (ADC3->CR2 & ADC_CR2_CAL) {
|
|
||||||
// }
|
|
||||||
#endif
|
|
||||||
#if defined(ADC3)
|
|
||||||
// Enable the ADC3 clock
|
|
||||||
RCC->APB2ENR |= RCC_APB2ENR_ADC3EN;
|
|
||||||
|
|
||||||
// Initialize ADC3
|
|
||||||
ADC3->CR1 = 0; // Disable all channels
|
|
||||||
ADC3->CR2 = 0; // Clear CR2 register
|
|
||||||
|
|
||||||
ADC3->CR1 &= ~(1 << 8); //SCAN mode disabled (Bit8)
|
|
||||||
ADC3->CR1 &= ~(3 << 24); //12bit resolution (Bit24,25 0b00)
|
|
||||||
ADC3->SQR1 = (1 << 20); //Set number of conversions projected (L[3:0] 0b0001) -> 1 conversion
|
|
||||||
ADC3->CR2 &= ~ADC_CR2_DMA; // Disable the DMA controller for ADC3
|
|
||||||
ADC3->CR2 &= ~(1 << 1); //Single conversion
|
|
||||||
ADC3->CR2 &= ~(1 << 11); //Right alignment of data bits bit12....bit0
|
|
||||||
ADC3->SQR1 &= ~(0x3FFFFFFF); //Clear whole 1st 30bits in register
|
|
||||||
ADC3->SQR2 &= ~(0x3FFFFFFF); //Clear whole 1st 30bits in register
|
|
||||||
ADC3->SQR3 &= ~(0x3FFFFFFF); //Clear whole 1st 30bits in register
|
|
||||||
|
|
||||||
// Enable the ADC
|
|
||||||
ADC3->CR2 |= ADC_CR2_ADON;
|
|
||||||
|
|
||||||
// Wait for ADC3 to become ready (calibration complete)
|
|
||||||
while (!(ADC3->CR2 & ADC_CR2_ADON)) {
|
|
||||||
}
|
|
||||||
|
|
||||||
// Perform ADC3 calibration (optional)
|
|
||||||
// ADC3->CR2 |= ADC_CR2_CAL;
|
|
||||||
// while (ADC3->CR2 & ADC_CR2_CAL) {
|
|
||||||
// }
|
|
||||||
#endif
|
|
||||||
interrupts();
|
interrupts();
|
||||||
}
|
}
|
||||||
#endif
|
#endif
|
||||||
|
|
|
@ -37,9 +37,7 @@
|
||||||
* I2C bus, or more than one I2C bus on the STM32 architecture
|
* I2C bus, or more than one I2C bus on the STM32 architecture
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
#if defined(I2C_USE_INTERRUPTS) && defined(ARDUINO_ARCH_STM32)
|
#if defined(I2C_USE_INTERRUPTS) && defined(ARDUINO_ARCH_STM32)
|
||||||
#if defined(ARDUINO_NUCLEO_F401RE) || defined(ARDUINO_NUCLEO_F411RE) || defined(ARDUINO_NUCLEO_F446RE) \
|
#if defined(ARDUINO_NUCLEO_F411RE) || defined(ARDUINO_NUCLEO_F446RE) || defined(ARDUINO_NUCLEO_F412ZG) || defined(ARDUINO_NUCLEO_F429ZI) || defined(ARDUINO_NUCLEO_F446ZE)
|
||||||
|| defined(ARDUINO_NUCLEO_F412ZG) || defined(ARDUINO_NUCLEO_F413ZH) \
|
|
||||||
|| defined(ARDUINO_NUCLEO_F429ZI) || defined(ARDUINO_NUCLEO_F446ZE)
|
|
||||||
// Assume I2C1 for now - default I2C bus on Nucleo-F411RE and likely all Nucleo-64
|
// Assume I2C1 for now - default I2C bus on Nucleo-F411RE and likely all Nucleo-64
|
||||||
// and Nucleo-144variants
|
// and Nucleo-144variants
|
||||||
I2C_TypeDef *s = I2C1;
|
I2C_TypeDef *s = I2C1;
|
||||||
|
|
|
@ -31,6 +31,7 @@ include_dir = .
|
||||||
[env]
|
[env]
|
||||||
build_flags = -Wall -Wextra
|
build_flags = -Wall -Wextra
|
||||||
; monitor_filters = time
|
; monitor_filters = time
|
||||||
|
; lib_deps = adafruit/Adafruit ST7735 and ST7789 Library @ ^1.10.0
|
||||||
|
|
||||||
[env:samd21-dev-usb]
|
[env:samd21-dev-usb]
|
||||||
platform = atmelsam
|
platform = atmelsam
|
||||||
|
@ -59,7 +60,7 @@ framework = arduino
|
||||||
lib_deps = ${env.lib_deps}
|
lib_deps = ${env.lib_deps}
|
||||||
monitor_speed = 115200
|
monitor_speed = 115200
|
||||||
monitor_echo = yes
|
monitor_echo = yes
|
||||||
build_flags = -std=c++17
|
build_flags = -std=c++17 ; -DI2C_USE_WIRE -DDIAG_LOOPTIMES -DDIAG_IO
|
||||||
|
|
||||||
[env:mega2560-debug]
|
[env:mega2560-debug]
|
||||||
platform = atmelavr
|
platform = atmelavr
|
||||||
|
@ -107,7 +108,7 @@ lib_deps =
|
||||||
SPI
|
SPI
|
||||||
monitor_speed = 115200
|
monitor_speed = 115200
|
||||||
monitor_echo = yes
|
monitor_echo = yes
|
||||||
build_flags =
|
build_flags = ; -DDIAG_LOOPTIMES
|
||||||
|
|
||||||
[env:mega328]
|
[env:mega328]
|
||||||
platform = atmelavr
|
platform = atmelavr
|
||||||
|
@ -189,75 +190,10 @@ platform = ststm32
|
||||||
board = nucleo_f446re
|
board = nucleo_f446re
|
||||||
framework = arduino
|
framework = arduino
|
||||||
lib_deps = ${env.lib_deps}
|
lib_deps = ${env.lib_deps}
|
||||||
build_flags = -std=c++17 -Os -g2 -Wunused-variable
|
build_flags = -std=c++17 -Os -g2 -Wunused-variable ; -DDIAG_LOOPTIMES ; -DDIAG_IO
|
||||||
monitor_speed = 115200
|
monitor_speed = 115200
|
||||||
monitor_echo = yes
|
monitor_echo = yes
|
||||||
|
|
||||||
; Experimental - no reason this should not work, but not
|
|
||||||
; tested as yet
|
|
||||||
;
|
|
||||||
[env:Nucleo-F401RE]
|
|
||||||
platform = ststm32
|
|
||||||
board = nucleo_f401re
|
|
||||||
framework = arduino
|
|
||||||
lib_deps = ${env.lib_deps}
|
|
||||||
build_flags = -std=c++17 -Os -g2 -Wunused-variable
|
|
||||||
monitor_speed = 115200
|
|
||||||
monitor_echo = yes
|
|
||||||
|
|
||||||
; Commented out by default as the F13ZH has variant files
|
|
||||||
; but NOT the nucleo_f413zh.json file which needs to be
|
|
||||||
; installed before you can let PlatformIO see this
|
|
||||||
;
|
|
||||||
; [env:Nucleo-F413ZH]
|
|
||||||
; platform = ststm32
|
|
||||||
; board = nucleo_f413zh
|
|
||||||
; framework = arduino
|
|
||||||
; lib_deps = ${env.lib_deps}
|
|
||||||
; build_flags = -std=c++17 -Os -g2 -Wunused-variable
|
|
||||||
; monitor_speed = 115200
|
|
||||||
; monitor_echo = yes
|
|
||||||
|
|
||||||
; Commented out by default as the F446ZE needs variant files
|
|
||||||
; installed before you can let PlatformIO see this
|
|
||||||
;
|
|
||||||
; [env:Nucleo-F446ZE]
|
|
||||||
; platform = ststm32
|
|
||||||
; board = nucleo_f446ze
|
|
||||||
; framework = arduino
|
|
||||||
; lib_deps = ${env.lib_deps}
|
|
||||||
; build_flags = -std=c++17 -Os -g2 -Wunused-variable
|
|
||||||
; monitor_speed = 115200
|
|
||||||
; monitor_echo = yes
|
|
||||||
|
|
||||||
; Commented out by default as the F412ZG needs variant files
|
|
||||||
; installed before you can let PlatformIO see this
|
|
||||||
;
|
|
||||||
; [env:Nucleo-F412ZG]
|
|
||||||
; platform = ststm32
|
|
||||||
; board = blah_f412zg
|
|
||||||
; framework = arduino
|
|
||||||
; lib_deps = ${env.lib_deps}
|
|
||||||
; build_flags = -std=c++17 -Os -g2 -Wunused-variable
|
|
||||||
; monitor_speed = 115200
|
|
||||||
; monitor_echo = yes
|
|
||||||
; upload_protocol = stlink
|
|
||||||
|
|
||||||
; Experimental - Ethernet work still in progress
|
|
||||||
;
|
|
||||||
; [env:Nucleo-F429ZI]
|
|
||||||
; platform = ststm32
|
|
||||||
; board = nucleo_f429zi
|
|
||||||
; framework = arduino
|
|
||||||
; lib_deps = ${env.lib_deps}
|
|
||||||
; arduino-libraries/Ethernet @ ^2.0.1
|
|
||||||
; stm32duino/STM32Ethernet @ ^1.3.0
|
|
||||||
; stm32duino/STM32duino LwIP @ ^2.1.2
|
|
||||||
; build_flags = -std=c++17 -Os -g2 -Wunused-variable
|
|
||||||
; monitor_speed = 115200
|
|
||||||
; monitor_echo = yes
|
|
||||||
; upload_protocol = stlink
|
|
||||||
|
|
||||||
[env:Teensy3_2]
|
[env:Teensy3_2]
|
||||||
platform = teensy
|
platform = teensy
|
||||||
board = teensy31
|
board = teensy31
|
||||||
|
@ -297,3 +233,4 @@ framework = arduino
|
||||||
build_flags = -std=c++17 -Os -g2
|
build_flags = -std=c++17 -Os -g2
|
||||||
lib_deps = ${env.lib_deps}
|
lib_deps = ${env.lib_deps}
|
||||||
lib_ignore =
|
lib_ignore =
|
||||||
|
|
||||||
|
|
|
@ -3,8 +3,7 @@
|
||||||
|
|
||||||
#include "StringFormatter.h"
|
#include "StringFormatter.h"
|
||||||
|
|
||||||
#define VERSION "5.1.8"
|
#define VERSION "5.1.7"
|
||||||
// 5.1.8 - STM32Fxx ADCee extension to support ADCs #2 and #3
|
|
||||||
// 5.1.7 - Fix turntable broadcasts for non-movement activities and <JP> result
|
// 5.1.7 - Fix turntable broadcasts for non-movement activities and <JP> result
|
||||||
// 5.1.6 - STM32F4xx native I2C driver added
|
// 5.1.6 - STM32F4xx native I2C driver added
|
||||||
// 5.1.5 - Added turntable object and EXRAIL commands
|
// 5.1.5 - Added turntable object and EXRAIL commands
|
||||||
|
|
Loading…
Reference in New Issue
Block a user