dani/django-ram
1
0
Fork 0
mirror of https://github.com/daniviga/django-ram.git synced 2025-08-04 13:17:50 +02:00
Code Issues Packages Projects Releases Wiki Activity

Bump dependencies

Browse Source
This commit is contained in:
Daniele Viganò
2022-01-22 23:19:02 +01:00
parent 5fedb64b03
commit a8ce7feeaf
7 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
arduino/CommandStation-EX

Submodule arduino/CommandStation-EX updated: 00e3c80b44...509014bb6a

2
arduino/arduino-cli

Submodule arduino/arduino-cli updated: 4506bf9d36...530e671e34

2
arduino/dcc-ex.github.io

Submodule arduino/dcc-ex.github.io updated: d59b520586...ec624b6603

2
arduino/vim-arduino

Submodule arduino/vim-arduino updated: c1cc3e3ac1...3933f67569

BIN
daemons/simulator/CommandStation-EX-uno-00e3c80.elf
View File

Binary file not shown.

BIN
daemons/simulator/CommandStation-EX-uno-509014b.elf Executable file
View File

Binary file not shown.

2
daemons/simulator/README.md
View File

@@ -1,6 +1,6 @@
# AVR Simulator # AVR Simulator
`qemu-system-avr` tries to use all the CPU cicles (leaving a CPU core stuck at 100%. Limit CPU core usage to 10%. I may be adjusted on slower machines. `qemu-system-avr` tries to use all the CPU cicles (leaving a CPU core stuck at 100%. Limit CPU core usage to 10%. It may be adjusted on slower machines.
```bash ```bash
$ podman build -t dcc/net-to-serial:sim . $ podman build -t dcc/net-to-serial:sim .