dani/django-ram
1
0
Fork 0
mirror of https://github.com/daniviga/django-ram.git synced 2026-05-01 20:32:34 +02:00
Code Issues Packages Projects Releases Wiki Activity
91 Commits 6 Branches 58 Tags
4de6f83f3fbec715bc7ba3c68135bcee25f46d06
Commit Graph

4 Commits

Author SHA1 Message Date
Daniele Viganò
4de6f83f3f Import WebThrottle-EX from ca33f6a 2022-04-22 00:04:50 +02:00
Daniele Viganò
dc85f62577 Fix a docstring causing troubles to djrf 2022-04-20 21:07:47 +02:00
Daniele Viganò
b925af1e7a Run black on py 2022-04-19 14:25:29 +02:00
Daniele Viganò
d594dbe47c Rename DCC project into RAM 
RAM: Railroad Assets Manager
 2022-04-10 21:05:02 +02:00