dani/django-ram
1
0
Fork 0
mirror of https://github.com/daniviga/django-ram.git synced 2025-08-04 13:17:50 +02:00
Code Issues Packages Projects Releases Wiki Activity
116 Commits 4 Branches 47 Tags
7c3fee412780b6ee70df1875653c25ae6a04be56
Commit Graph

2 Commits

Author SHA1 Message Date
Daniele Viganò
7c3fee4127 Limit decoders selection to model manufacturers 2022-07-10 23:48:10 +02:00
Daniele Viganò
d594dbe47c Rename DCC project into RAM 
RAM: Railroad Assets Manager
 2022-04-10 21:05:02 +02:00