dani/django-ram
1
0
Fork 0
mirror of https://github.com/daniviga/django-ram.git synced 2025-08-04 13:17:50 +02:00
Code Issues Packages Projects Releases Wiki Activity
188 Commits 4 Branches 47 Tags
ffad964373ab9c32741527f52b733049733c6485
Commit Graph

3 Commits

Author SHA1 Message Date
Daniele Viganò
49b7aac807 Run black 2022-07-16 21:00:17 +02:00
Daniele Viganò
47b4b2915b Add an option to completely disable driver 2022-07-11 20:56:31 +02:00
Daniele Viganò
d594dbe47c Rename DCC project into RAM 
RAM: Railroad Assets Manager
 2022-04-10 21:05:02 +02:00