dani/django-ram
1
0
Fork 0
mirror of https://github.com/daniviga/django-ram.git synced 2026-02-03 17:40:39 +01:00
Code Issues Packages Projects Releases Wiki Activity

Fix order in the DCC interfaces

Browse Source
This commit is contained in:
Daniele Viganò
2026-01-08 13:20:34 +01:00
parent 3c121a60a4
commit 226f0b32ba
2 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
ram/ram/settings.py
View File

@@ -151,10 +151,10 @@ DECODER_INTERFACES = [
(0, "Built-in"),
(1, "NEM651"),
(2, "NEM652"),
(3, "NEM658 (Plux22)"),
(3, "NEM658 (Plux16)"),
(6, "NEM658 (Plux22)"),
(4, "NEM660 (21MTC)"),
(5, "NEM662 (Next18/Next18S)"),
(3, "NEM658 (Plux16)"),
]
MANUFACTURER_TYPES = [

6
ram/roster/migrations/0040_alter_rollingstock_decoder_interface.py → ram/roster/migrations/0040_alter_rollingstock_decoder_interface_order.py
View File

@@ -1,4 +1,4 @@
# Generated by Django 6.0 on 2026-01-08 11:14
# Generated by Django 6.0 on 2026-01-08 12:16
from django.db import migrations, models
@@ -19,10 +19,10 @@ class Migration(migrations.Migration):
(0, "Built-in"),
(1, "NEM651"),
(2, "NEM652"),
(3, "NEM658 (Plux22)"),
(3, "NEM658 (Plux16)"),
(6, "NEM658 (Plux22)"),
(4, "NEM660 (21MTC)"),
(5, "NEM662 (Next18/Next18S)"),
(3, "NEM658 (Plux16)"),
],
null=True,
),