dani/django-ram
1
0
Fork 0
mirror of https://github.com/daniviga/django-ram.git synced 2025-08-04 13:17:50 +02:00
Code Issues Packages Projects Releases Wiki Activity

Log to debug <* data

Browse Source
This commit is contained in:
Daniele Viganò
2022-01-01 23:44:27 +01:00
parent dc71a5c04c
commit 25d8c4a3bb
2 changed files with 4 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
daemons/config.ini
View File

@@ -7,4 +7,4 @@ ListeningPort = 2560
Port = /dev/ttyACM0 Port = /dev/ttyACM0
Baudrate = 115200 Baudrate = 115200
# Timeout in milliseconds # Timeout in milliseconds
Timeout = 100 Timeout = 50

4
daemons/net-to-serial.py
View File

@@ -32,7 +32,9 @@ class SerialDaemon:
response = line = self.ser.read() response = line = self.ser.read()
while line.strip(): while line.strip():
line = self.ser.read_until() line = self.ser.read_until()
if not line.decode().startswith("<*"): if line.decode().startswith("<*"):
logging.debug("Serial debug: {}".format(line))
else:
response += line response += line
logging.info("Send: {}".format(response)) logging.info("Send: {}".format(response))
writer.write(response) writer.write(response)