mirror of
https://github.com/daniviga/django-ram.git
synced 2025-08-04 13:17:50 +02:00
Rename DCC project into RAM
RAM: Railroad Assets Manager
This commit is contained in:
2
.gitignore
vendored
2
.gitignore
vendored
@@ -129,5 +129,5 @@ dmypy.json
|
||||
.pyre/
|
||||
|
||||
*.swp
|
||||
dcc/storage
|
||||
ram/storage
|
||||
arduino/CommandStation-EX/build/
|
||||
|
Reference in New Issue
Block a user